

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

Applicant(s): Luk et al.
Docket No.: YOR920030603US1
Serial No.: 10/751,714
Filing Date: January 5, 2004
Group: 3663
Examiner: J.P. Mondt

Title: Amplifiers Using Gated Diodes

RESPONSE TO NOTICE OF PANEL DECISION FROM PRE-APPEAL BRIEF REVIEW

Mail Stop Appeal Brief-Patents
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

In response to the Notice of Panel Decision from Pre-Appeal Brief Review, dated November 28, 2008, Applicants submit herewith an Appeal Brief.

Respectfully,



Paul J. Otterstedt
Attorney for Applicant(s)
Reg. No. 37,411
Ryan, Mason & Lewis, LLP
1300 Post Road, Suite 205
Fairfield, CT 06824
(203) 255-6560

Date: December 24, 2008

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

5 Applicant(s): Luk et al.
Docket No: YOR920030603US1
Serial No.: 10/751,714
Filing Date: January 5, 2004
Group: 3663
10 Examiner: J. P. Mondt

Title: Amplifiers Using Gated Diodes

15

APPEAL BRIEF

Mail Stop Appeal Brief - Patents
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

20 Applicants hereby appeal the final rejection dated August 22, 2008, of claims 24-28, 36 and 37 of the above-identified patent application.

25 The present application is assigned to International Business Machines Corporation, as evidenced by an assignment recorded on January 5, 2004 in the United States Patent and Trademark Office at Reel 014874, Frame 0793. The assignee, International Business Machines Corporation, is the real party in interest.

30 **RELATED APPEALS AND INTERFERENCES**
There are no related appeals or interferences.

STATUS OF CLAIMS
The present application was filed on January 5, 2004 with claims 1 through 42.
35 Claims 38-42 were cancelled in the Amendment and Response to Office Action dated December

13, 2005. Claims 21-23 and 29-35 were withdrawn due to a restriction requirement. Claims 1-
20 were cancelled in the Amendment and Response to Office Action dated January 29, 2008.
Claims 21-23 and 29-35 were cancelled in the Amendment and Response to Office Action dated
May 6, 2008. Claims 24-28, 36 and 37 are presently pending in the above-identified patent
5 application. Claims 24-28, 36 and 37 are rejected under 35 U.S.C. 102(b) as being anticipated
by Folmsbee (United States Patent No. 5,386,151). Claims 24 and 25 are being appealed.

STATUS OF AMENDMENTS

There have been no amendments filed subsequent to the final rejection.

10

SUMMARY OF CLAIMED SUBJECT MATTER

Independent claim 24 is directed to a method (page 20, lines 13-25) for amplifying signals (FIG. 13: 1310), the method comprising the steps of:

15 determining that a voltage on a signal line (FIG. 13: 1310) is to be amplified; and
modifying voltage on a control line (FIG. 13: 1320), wherein the control line
(FIG. 13: 1320) is coupled to a second terminal of a two terminal semiconductor device (FIG.
13: 1330), the two terminal semiconductor device (FIG. 13: 1330) having the second terminal
and a first terminal, the first terminal coupled to the signal line (FIG. 13: 1310), the second
terminal coupled to the control line (FIG. 13: 1320), wherein the two terminal semiconductor
20 device (FIG. 13: 1330) is adapted to have a capacitance when a voltage on the first terminal is in
a first voltage range and to have a lower capacitance when the voltage on the first terminal is in a
second voltage range, wherein said first and second voltage ranges are defined by a threshold
voltage (FIG. 14; page 7, line 16, to page 8, line 9), and wherein the control line (FIG. 13: 1320)
is adapted to be coupled to a control signal and wherein the signal line (FIG. 13: 1310) is adapted
25 to be coupled to a signal and to be an output (FIG. 13: 1301); and

wherein an isolation device (FIG. 13: 1345) is intermediate the signal line (FIG.
13: 1310) and the two terminal semiconductor device (FIG. 13: 1330), the isolation device (FIG.
13: 1345) having an input, an output and a control terminal, the input of the isolation device
(FIG. 13: 1345) coupled to the signal line (FIG. 13: 1310) and the output of the isolation device
30 (FIG. 13: 1345) coupled to the first terminal, wherein the output (FIG. 13: 1301) of the isolation

device (FIG. 13: 1345) is adapted to be the output (FIG. 13: 1301), and wherein the method further comprises the step of applying a control voltage to the control terminal of the isolation device (FIG. 13: 1345), the control voltage being greater than a threshold voltage of the isolation device (FIG. 13: 1345; page 14, line 7, to page 15, line 7).

5 Claim 25 requires wherein the control voltage is applied to the control terminal of the isolation device (FIG. 13: 1345) plus an expected voltage for a signal coupled to the input of the isolation device (FIG. 13: 1345), whereby the isolation device (FIG. 13: 1345) passes signals having voltages less than the expected voltage and does not pass signals having voltages greater than the expected voltage (page 14, line 7, to page 15, line 7).

10

STATEMENT OF GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL

Claims 24 and 25 are rejected under 35 U.S.C. 102(b) as being anticipated by Folmsbee.

15

ARGUMENT

Independent Claim 24

Independent claim 24 was rejected under 35 U.S.C. 102(b) as being anticipated by Folmsbee. In particular, the Examiner asserts that Folmsbee discloses determining that a voltage on a signal line (signal line from VDD to node 125) is to be amplified; and modifying voltage on 20 a control line φ' (providing clock input φ' under gate of MOS capacitor 130) (col. 4, lines 1-33), wherein the control line is coupled to a second terminal (source-drain terminal) of a two terminal semiconductor device (MOS capacitor 130),

the two terminal semiconductor device having said second terminal and a first terminal (gate), the first terminal coupled to the signal line, the second terminal coupled to the 25 control line, wherein the two terminal semiconductor device is adapted to have a capacitance when a voltage on the first terminal is in a first voltage range and to have a lower capacitance when the voltage on the first terminal (gate) is in a second voltage range, wherein said first and second voltage ranges are defined by a threshold voltage, and wherein the control line is adapted to be coupled to a control signal (clock signal φ') and wherein the signal line is adapted to be 30 coupled to a signal and to be an output VOUT of the circuit (through 140); and

wherein an isolation device (NMOS transistor 110) is intermediate the signal line and the two terminal semiconductor device, the isolation device having an input, an output and a control terminal (gate of NMOS transistor 110), the input of the isolation device coupled to the signal line (at node 125) and the output of the isolation device coupled to the first terminal 130 through node 135), wherein the output of the isolation device is adapted to be the output of “the” circuit, and wherein the method further comprises the step of applying a control voltage to the control terminal of the isolation device, the control voltage being greater than a threshold voltage of the isolation device.

In the Response to Arguments section of the final Office Action, the Examiner asserts that this argument is not persuasive because, even by admission (FIG. 2 and discussion of the present specification), a gated diode is a two-terminal device while having source, gate and drain, with source and drain short-circuited. The Examiner asserts that this terminology is standard in the field of MOS capacitors and MOSFETs.

First, Applicants note that there is NO disclosure in Folmsbee to determine that a voltage on a signal line is to be amplified and the Examiner has *not* cited any teaching in Folmsbee that discloses this limitation.

Applicants also note that the Examiner equates the signal line of claim 24 with the line from VDD to node 125. Applicants note that a *signal line carries information*, as would be apparent to a person of ordinary skill in the art. The IEEE Standard Dictionary of Electrical and Electronic Terms defines a signal as, *for example*, “...carrying binary true/ false logic values.” The line from VDD to node 125 does not carry information.

In the Response to Arguments section of the final Office Action, the Examiner asserts that “no example can possibly be a definition.”

Applicants note it was argued that a signal line is defined as a line that “carries information”; this is a definition and *not* an example. Second, the IEEE Standard Dictionary of Electrical and Electronic Terms definition was provided in support of this definition. Finally, contrary to the Examiner’s assertion, many terms have more than one definition, as would be apparent to a person of ordinary skill in the art. Applicants used the phrase “for example” to acknowledge that different sources often provide slightly different definitions of a term.

In the Response to Arguments section of the final Office Action, the Examiner asserts that “the variable voltage VDD not only can be used, and actually is used, in the method employing the device by Folmsbee, to convey information on control, because the voltage source VDD is a modified signal carrying information upon arrival at node 125.”

5 Applicants note that Folmsbee teaches that VDD is “a supply voltage.” (Col. 4, line 16.) Contrary to the Examiner’s assertion, a “supply voltage” is *not a signal*, in accordance with the well known definition of the term and, furthermore, Folmsbee does *not* disclose or suggest that VDD is a signal or that VDD conveys information.

10 In addition, MOS capacitor 130 is a three terminal device (gate, source, and drain), as would be apparent to a person of ordinary skill in the art. The connection of the source terminal to the drain terminal does *not* reduce the terminal count of the device.

15 Furthermore, the Examiner claims that NMOS transistor 110 has an input, an output, and a control terminal. If MOS capacitor 130, which has three terminals, is considered by the Examiner to be a two-terminal device because the source and drain are connected, then NMOS transistor 110 cannot be considered to comprise three terminals (an input, an output, and a control terminal) since the gate and source are connected. Independent claim 24 requires that the isolation device have an input, an output and a control terminal.

20 More importantly, the Examiner equates the signal of independent claim 24 with the signal line from VDD to node 125 in Folmsbee, and that node 125 is considered the input to the alleged isolation device 110. The Examiner, however, also equates the gate of alleged isolation device 110 with the control terminal cited in claim 24. The gate of alleged isolation device 110 is connected to the source of alleged isolation device 110; thus, *the control signal is essentially the same signal as the signal to be amplified*. Independent claim 24 requires both a *voltage on a signal line* and a *control voltage (signal)*. In addition, it is unclear how the configuration of Folmsbee, as interpreted by the Examiner, could function as an amplifier when the control signal is directly connected to the signal to be amplified.

25 Thus, Folmsbee does not disclose or suggest determining that a voltage on a signal line is to be amplified and does not disclose or suggest wherein the control line is coupled to a second terminal of a two terminal semiconductor device, as required by independent claim 30 24.

Claim 25

Claim 25 was rejected under 35 U.S.C. 102(b) as being anticipated by Folmsbee. In particular, the Examiner asserts that the limitation is met because “the ‘expected’ voltage for a signal coupled to the input of the isolation device is the voltage at node 125, which is added to the voltage on the gate of NMOS transistor 110, i.e., the isolation device (col. 4, lines 34-40) the gate thereof being in series with said node 125, and the clock input Φ in a high state adding to the pre-charge voltage at 125 the clock swing of clock input Φ .⁵”

The Examiner asserts that “the ‘expected’ voltage for a signal coupled to the input of the isolation device is the voltage at node 125.” The Examiner asserts that this voltage (the voltage at node 125) is then “added to the voltage on the gate of NMOS transistor 110.” The voltage at the gate of NMOS transistor 110 is the voltage at node 125, so *no* addition of voltages can take place. Thus, there appears to be no logic to the Examiner’s assertion. In addition, contrary to the Examiner’s assertion, the gate (of NMOS transistor 110) is directly connected to node 125 and, therefore, contrary to the Examiner’s assertion, the gate is *not* in series with said ¹⁰ node 125. Claim 25 requires wherein the control voltage is applied to the control terminal of the isolation device plus an expected voltage for a signal coupled to the input of the isolation device, whereby the isolation device passes signals having voltages less than the expected voltage and does not pass signals having voltages greater than the expected voltage.

Thus, Folmsbee does not disclose or suggest wherein the control voltage is applied to the control terminal of the isolation device plus an expected voltage for a signal coupled to the input of the isolation device, whereby the isolation device passes signals having voltages less than the expected voltage and does not pass signals having voltages greater than the expected voltage, as required by claim 25.¹⁵


25

Conclusion

The rejections of the cited claims under section 102 in view of Folmsbee are therefore believed to be improper and should be withdrawn. The remaining rejected dependent claims are believed allowable for at least the reasons identified above with respect to the independent claims.

The attention of the Examiner and the Appeal Board to this matter is appreciated.

Respectfully,


Paul J. Otterstedt
Attorney for Applicants
Reg. No. 37,411
Ryan, Mason & Lewis, LLP
1300 Post Road, Suite 205
Fairfield, CT 06824
(203) 255-6560

5

Date: December 24, 2008

10

CLAIMS APPENDIX

1.-23. (Canceled)

- 5 24. A method for amplifying signals, the method comprising the steps of:
determining that a voltage on a signal line is to be amplified; and
modifying voltage on a control line, wherein the control line is coupled to a
second terminal of a two terminal semiconductor device, the two terminal semiconductor device
having the second terminal and a first terminal, the first terminal coupled to the signal line, the
10 second terminal coupled to the control line, wherein the two terminal semiconductor device is
adapted to have a capacitance when a voltage on the first terminal is in a first voltage range and
to have a lower capacitance when the voltage on the first terminal is in a second voltage range,
wherein said first and second voltage ranges are defined by a threshold voltage, and wherein the
control line is adapted to be coupled to a control signal and wherein the signal line is adapted to
15 be coupled to a signal and to be an output; and
 wherein an isolation device is intermediate the signal line and the two terminal
semiconductor device, the isolation device having an input, an output and a control terminal, the
input of the isolation device coupled to the signal line and the output of the isolation device
coupled to the first terminal, wherein the output of the isolation device is adapted to be the
20 output, and wherein the method further comprises the step of applying a control voltage to the
control terminal of the isolation device, the control voltage being greater than a threshold voltage
of the isolation device.

25. The method of claim 24, wherein the control voltage is applied to the control
terminal of the isolation device plus an expected voltage for a signal coupled to the input of the
isolation device, whereby the isolation device passes signals having voltages less than the
expected voltage and does not pass signals having voltages greater than the expected voltage.

26. The method of claim 24, wherein the isolation device comprises a Field Effect
30 Transistor (FET) and wherein the FET is adapted to be turned on when voltage on the signal line
is below a predetermined value, and is adapted to be turned off when voltage on the first terminal

of the two terminal semiconductor device is above a predetermined value.

27. The method of claim 26, wherein the FET is an n-type FET, wherein the control terminal of the FET is the gate of the FET, and wherein the step of applying a control voltage to the control terminal of the isolation device further comprises the step of applying a voltage above a threshold voltage to the gate of the FET.
5

28. The method of claim 26, wherein the FET is a p-type FET, wherein the control terminal of the FET is a gate, and wherein the step of applying a control voltage to the control terminal of the isolation device further comprises the step of applying a voltage below a threshold voltage to gate of the FET.
10

29.-35. (Canceled)

15 36. The method of claim 24, further comprising the step of generating the control voltage by using at least a reference voltage and the control voltage.

37. The method of claim 36, wherein the step of generating the control voltage further comprises the step of generating the reference voltage by using one or more of the following: a
20 ground voltage; a power supply voltage; the signal; the threshold voltage; one or more additional threshold voltages; one or more temperature signals; and the control voltage.

38.-42. (Canceled).

EVIDENCE APPENDIX

There is no evidence submitted pursuant to § 1.130, 1.131, or 1.132 or entered by the Examiner and relied upon by appellant.

RELATED PROCEEDINGS APPENDIX

There are no known decisions rendered by a court or the Board in any proceeding identified pursuant to paragraph (c)(1)(ii) of 37 CFR 41.37.